Skip to Main Content (Press Enter)

Logo UNIMI
  • ×
  • Home
  • Persone
  • Attività
  • Ambiti
  • Strutture
  • Pubblicazioni
  • Terza Missione

Expertise & Skills
Logo UNIMI

|

Expertise & Skills

unimi.it
  • ×
  • Home
  • Persone
  • Attività
  • Ambiti
  • Strutture
  • Pubblicazioni
  • Terza Missione
  1. Pubblicazioni

A study of crosstalk through bonding and package parasitics in CMOS mixed analog-digital circuits

Contributo in Atti di convegno
Data di Pubblicazione:
2004
Citazione:
A study of crosstalk through bonding and package parasitics in CMOS mixed analog-digital circuits / G. Trucco, G. Boselli, V. Liberali - In: Integrated circuit and system design : power and timing modeling, optimization and simulation : 14. International workshop, PATMOS 2004 : Santorini, Greece, september 15-17, 2004 : proceedings / [a cura di] E. Macii, V. Paliouras, O. Koufopavlou. - Berlin : Springer, 2004. - ISBN 3540230955. - pp. 138-147 (( Intervento presentato al 14. convegno International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) tenutosi a Santorini nel 2004.
Abstract:
This paper presents an approach for simulation of mixed analog-digital CMOS integrated circuits, aiming at estimating crosstalk effects due to current pulses drawn from voltage supplies. A simple expression of voltage and current in the pull-up and the pull-down of a CMOS logic gate is derived, and a representation of digital switching noise in time domain can be easily calculated through a dedicated computer program. This representation is used to perform an analog simulation using SPICE, to evaluate the propagation of the switching noise through the parasitic elements of the package and of the bonding wires. Simulation results for two case studies are presented.
Tipologia IRIS:
03 - Contributo in volume
Elenco autori:
G. Trucco, G. Boselli, V. Liberali
Autori di Ateneo:
LIBERALI VALENTINO ( autore )
TRUCCO GABRIELLA ( autore )
Link alla scheda completa:
https://air.unimi.it/handle/2434/64118
Titolo del libro:
Integrated circuit and system design : power and timing modeling, optimization and simulation : 14. International workshop, PATMOS 2004 : Santorini, Greece, september 15-17, 2004 : proceedings
  • Aree Di Ricerca

Aree Di Ricerca

Settori


Settore ING-INF/01 - Elettronica
  • Informazioni
  • Assistenza
  • Accessibilità
  • Privacy
  • Utilizzo dei cookie
  • Note legali

Realizzato con VIVO | Progettato da Cineca | 26.1.3.0